

LZ95G71

Single-chip Driver LSI for CCD

DESCRIPTION

The LZ95G71 is a CMOS single chip driver LSI which provides timing pulses used to drive a CCD area sensor, and generates synchronous pulses for TV signals and processing pulses for video signals.

FEATURES

- Switchable between 410000 pixels CCD and 470000 pixels CCD
 - Switchable between NTSC (EIA) and PAL (CCIR) systems
 - Built-in EE (Electronic Exposure) control (1/60 to 1/100000 s for NTSC; 1/50 to 1/100 000 s for PAL)

and EE Control mode

 - Single + 5 V power supply
 - Package : 72-pin QFP(QFP072-P-101 O)


CCD PERIPHERALS

3


PIN CONNECTIONS

72-PIN QFP

TOP VIEW



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	-0.3 to 7.0	v
Input voltage	V _I	-0.3 to V _{CC} +0.3	v
Output voltage	V _O	-0.3 to V _{CC} +0.3	v
Operating temperature	T _{OPR}	-20 to +70	°C
Storage temperature	T _{STG}	-55 to +150	°C

DC CHARACTERISTICS

(V_{CC} = +5 V ± 10%, T_A = -20 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input Low voltage	V _{IL}				1.5	v	1
Input High voltage	V _{IH}		3.5			v	
Input Low voltage	V _{T-}				3.7	v	2
Input High voltage	V _T		1.0			v	
Hysteresis voltage	V _{T+} - V _{T-}		0.4			v	
Input Low current	I _{IL1}	V _I = 0 v			1.0	μA	3
	I _{IL2}	V _I = 0 v	8.0		70	μA	4
Input High current	I _{IH1}	V _I = V _{CC}			1.0	μA	5
	I _{IH2}	V _I = V _{CC}	8.0		70	μA	6
Output High voltage	V _{OH1}	I _{OH} = -2 mA	4.0			v	7
Output Low voltage	V _{OL1}	I _{OL} = 4 mA			0.4	v	
Output High voltage	V _{OH2}	I _{OH} = -3 mA	4.0			v	8
Output Low voltage	V _{OL2}	I _{OL} = 4 mA			0.4	v	
Output High voltage	V _{OH3}	I _{OH} = -6 mA	4.0			v	9
Output Low voltage	V _{OL3}	I _{OL} = 8 mA			0.4	v	
Output High voltage	V _{OH4}	I _{OH} = -9 mA	4.0			v	10
Output Low voltage	V _{OL4}	I _{OL} = 12 mA			0.4	v	
Output High voltage	V _{OH5}	I _{OH} = -9 mA	4.0			v	11
Output Low voltage	V _{OL5}	I _{OL} = 18 mA			0.4	v	
Output High voltage	V _{OH6}	I _{OH} = -6 mA	4.0			v	12
Output Low voltage	V _{OL6}	I _{OL} = 12 mA			0.4	v	
Leak output current	I _{OZ}	High-Z			1.0	μA	

NOTES :

1. Applied to inputs (IC, ICD, ICU).
2. Applied to input (ICSU).
3. Applied to inputs (IC, ICD).
4. Applied to inputs (ICU, ICSU).
5. Applied to inputs (IC, ICU, ICSU).
6. Applied to input (ICD).
7. Applied to outputs (O, OR1, OSC)
(Output (OSC) measures on conditions that input (IBFO) level is 0 v or V_{CC}).
8. Applied to output (ORA).
9. Applied to output (ORB).
10. Applied to output (ORC).
11. Applied to output (ORD).
12. Applied to tri-state output (TO).

PIN FUNCTION

PIN NO.	SYMBOL	I/O	POLARITY	PIN NAME	FUNCTION
1	FCK	o		Clock output for delay line	A pulse for clock of CCD delay line. The frequency of the signal is 1/2 frequency of the OSC1.
2	TST1	ICD	-	Test terminal 1	A test pin. Sat open or to L level in the Normal mode.
3	RWO	o		Width of FR control output	A pulse to control pulse width of FR (pin 6). Connect to RWI (pin 4) pin through CR delay circuit.
4	RWI	IC	-	Width of FR control input	An input pin to control pulse width of FR. Falling edge of FR is defined by leading edge of input pulse.
5	TST2	ICD	-	Test terminal 2	A test pin. Sat open or to L level in the Normal mode.
6	FR	o		Reset pulse	A reset pulse for CCD. Connect to ϕ_R of CCD through the DC offset circuit.
7	LH1	o		Horizontal transfer last pulse	A pulse to drive the last gate of horizontal CCD. Connect to LH1 of CCD.
8	FH1	o		Horizontal transfer pulse 1	A horizontal transfer pulse for CCD. Connect to ϕH_1 of CCD
9	GND	-	-	Ground	A grounding pin.
10	Vcc	-	-	Power supply	Supply +5 V power.
11	FH2	o		Horizontal transfer pulse 2	A horizontal transfer pulse for CCD. Connect to ϕH_2 of CCD
12	NC	-	-	No-connection	A pin for no use,
13	CLP	o		Clamp pulse	A pulse to clamp dummy output of CCD. The repetition is horizontal frequency.
14	TST3	ICD	-	Test terminal 3	A test pin. Sat open or to L level in the Normal mode,
15	TST4	ICD	-	Test terminal 4	
16	SPI	IC	-	Phase of SPI, SP2 control input	An input pin to control pulse phase of SPI, SP2.
17	SPO	o		Phase of SP1, SP2 control output	A pulse to control pulse phase of SP1, SP2. Connect to SPI (pin 16) pin through the CR delay circuit.
18	TST5	ICD	-	Test terminal 5	A test pin. Sat open or to L level in the Normal mode.
19	SESL	ICU	-	SPO control input	An input pin to switch phase of SPO. H level or open : The pulse is delayed by about 35 ns from RWO. L level : The pulse is nearly RWO pulse,

PIN NO.	SYMBOL	I/O	POLARITY	PIN NAME	FUNCTION															
20	FCDS	o	⊥	CDS pulse 1	A pulse to clamp the feed-through level from CCD.															
21	FS	o	⊥	CDS pulse 2	A pulse to sample-hold the signal from CCD.															
22	SP1	o	⊥	Color sampling pulse 1	A pulse to output the sampling for color separation based upon the output signal of CCD.															
23	SP ₂	o	⊥	Color sampling pulse 2	A pulse to output the sampling for color separation based upon the output signal of CCD.															
24	SELI	ICD	—	External Synchronization mode select 1	<p>Select External Synchronization mode.</p> <table border="1"> <thead> <tr> <th>SELI</th><th>SEL2</th><th>Mode description</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>Internal Synchronization mode</td></tr> <tr> <td>H</td><td>L</td><td>External Synchronization mode 1 : VD (negative polarity) or AC power line RPI input : Internal VD or AC power line</td></tr> <tr> <td>L</td><td>H</td><td>External Synchronization mode 2 : Composite Synchronization mode VRI input : VSYNC (negative polarity) RPI input : CSYNC (negative polarity)</td></tr> <tr> <td>H</td><td>H</td><td>External Synchronization mode 3 : HD and VD synchronization VRI input : external VD (negative polarity) RPI input : external HD (negative polarity)</td></tr> </tbody> </table>	SELI	SEL2	Mode description	L	L	Internal Synchronization mode	H	L	External Synchronization mode 1 : VD (negative polarity) or AC power line RPI input : Internal VD or AC power line	L	H	External Synchronization mode 2 : Composite Synchronization mode VRI input : VSYNC (negative polarity) RPI input : CSYNC (negative polarity)	H	H	External Synchronization mode 3 : HD and VD synchronization VRI input : external VD (negative polarity) RPI input : external HD (negative polarity)
SELI	SEL2	Mode description																		
L	L	Internal Synchronization mode																		
H	L	External Synchronization mode 1 : VD (negative polarity) or AC power line RPI input : Internal VD or AC power line																		
L	H	External Synchronization mode 2 : Composite Synchronization mode VRI input : VSYNC (negative polarity) RPI input : CSYNC (negative polarity)																		
H	H	External Synchronization mode 3 : HD and VD synchronization VRI input : external VD (negative polarity) RPI input : external HD (negative polarity)																		
25	SEL2	ICD	—	External Synchronization mode select 2																
26	NC	—	—	No-connection	A pin for no use.															
27	Vcc	—	—	Power supply	Supply + 5V power.															
28	GND	—	—	Ground	A grounding pin.															
29	V _{1X}	o	⊥	Vertical transfer pulse 1	A vertical transfer pulse for CCD. Connect to the 1AX pin of vertical driver LSI.															
30	v _{2X}	o	⊥	Vertical transfer pulse 2	A vertical transfer pulse for CCD. Connect to the 2AX pin of vertical driver LSI.															
31	V _{3X}	o	⊤	Vertical transfer pulse 3	A vertical transfer pulse for CCD. Connect to the 3AX pin of vertical driver LSI.															
32	v _{4X}	o	⊤	Vertical transfer pulse 4	A vertical transfer pulse for CCD. Connect to the 4AX pin of vertical driver LSI.															
33	VH _{1X}	o	⊤	Read out pulse	A pulse that transfers the charge of the photodiode to the vertical shift register. Connect to the 1BX pin of the vertical driver LSI.															

PIN NO.	SYMBOL	I/O	POLARITY	PIN NAME	FUNCTION
34	VH3X	o	U	Read out pulse	A pulse that transfers the charge of the photodiode to the vertical shift register. Connect to the 3BX pin of the vertical driver LSI,
35	OFDX	o	U	OFD pulse output	A pulse that sweeps the charge of the photodiode for electrical shutter. Connect to OFD of CCD through the invert, level shift and DC offset circuit. It is held at H level in Normal mode.
36	HD	o	L	Horizontal drive pulse	The pulse occurs at the start of lines.
37	VD	o	L	Vertical drive pulse	The pulse occurs at the start of every field.
38	CBLK	o	L	Composite blanking pulse	Composite blanking pulse,
39	PBLK	o	L	Pre-blanking pulse	Equivalent to CBLK (pin 8) pulse except for shorter pulse width with cut-off falling edge.
40	CSYN	o	U	Composite synchronizing pulse	Composite synchronous signal output pin.
41	OBCP	o	L	Optical black clamp pulse	A pulse to clamp the optical black signal. This pulse stays Low during the absence of effective pixels within the vertical blanking. The repetition is horizontal frequency.
42	CP	o	L	Clamp pulse	CP is the same as OBCP (pin 41) except that CP is delayed by 600 ns from OBCP.
43	ENCP	o	L	Encoder DC clamp pulse	A clamp pulse that is used for recovering DC level. The repetition is horizontal frequency.
44	BF	o	L	Burst flag	A pulse to define burst period.
45	Vcc	-	-	Power supply	Supply +5 V power.
46	GND	-	-	Ground	A grounding pin.
47	TST6	ICD	-	Test terminal 6	A test pin. Set open or to L level in the Normal mode.
48	HBLK	o	U	Horizontal blanking pulse	A pulse that corresponds to the cease period of the horizontal transfer pulse.
49	LSW	o	U	Line switch	The signal switches between H and L at every line in PAL mode. It is set at Low level at the 1st line of the 1st field.
50	CFMO	o	n	tiler frame output	A pulse to control color frame. Occurs at every 4 fields in NTSC mode, occurs at every 8 fields in PAL mode.

PIN NO.	SYMBOL	I/O	POLARITY	PIN NAME	FUNCTION												
51	HG	o	jj	Line index pulse	The pulse is used in color separator. The signal switches between H and L at every line. For details, see "NOTES 1".												
52	CLSE	ICD	-	Color sampling pulse control input	An input pin to control SP 1, SP2 pulse correspond to color separator in signal processor. <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">CLSE input</td><td style="padding: 2px;">Output to sample hold at color separator.</td></tr> <tr> <td style="padding: 2px;">L level or open</td><td style="padding: 2px;">SPI : Output contain Ye signal. SP₂ : Output contain Cy signal.</td></tr> <tr> <td style="padding: 2px;">HG pulse</td><td style="padding: 2px;">SP₁ : Output contain Mg signal. SP₂ : Output contain G signal.</td></tr> </table>	CLSE input	Output to sample hold at color separator.	L level or open	SPI : Output contain Ye signal. SP ₂ : Output contain Cy signal.	HG pulse	SP ₁ : Output contain Mg signal. SP ₂ : Output contain G signal.						
CLSE input	Output to sample hold at color separator.																
L level or open	SPI : Output contain Ye signal. SP ₂ : Output contain Cy signal.																
HG pulse	SP ₁ : Output contain Mg signal. SP ₂ : Output contain G signal.																
53	FI	o	m	Field index	The pulse is used for detecting field. At NTSC mode : ODD field; Low EVEN field; High At PAL mode : 1st and 3rd fields; Low 2nd and 4th fields; High												
54	WIND	o	u	Wind pulse	A pulse for wind pulse, When connected to EEST (Pin 55), the operation of Electronic Exposure can be stopped at the upper side of monitor.												
55	EEST	ICU	-	Electronic Exposure control 1	An input pin to control Electronic Exposure, with using EEUD (pin 56) and EENR (pin 57). L level : Electronic Exposure is stopped. H level or open : Electronic Exposure is operated.												
56	EEUD	IC	-	Electronic Exposure control 2	An input pin to control Electronic Exposure, with using EENR (pin 57).												
57	EENR	IC	-	Electronic Exposure control 3	An input pin to control Electronic Exposure, with using EEUD (pin 56). For details, see "NOTE 3".												
58	SMD1	ICU	-	Shutter control 1	Input pins to set up fixed shutter speed or to control Electronic Exposure mode. For details, see "NOTE 2"												
59	SMD2	ICU	-	Shutter control 2													
60	SMD3	ICU	-	Shutter control 3													
61	SMD4	ICU	-	Shutter control 4													
62	VRI	ICU	-	Vertical reset input	An input pin for resetting internal Vertical counter. For inputs of SEL1 (pin 24) and SEL2 (pin 25), input pulse and the point of resetting is changed. <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">SEL₁</td><td style="padding: 2px;">SEL₂</td><td style="padding: 2px;">VRI input</td></tr> <tr> <td style="padding: 2px;">X</td><td style="padding: 2px;">L</td><td style="padding: 2px;">-</td></tr> <tr> <td style="padding: 2px;">L</td><td style="padding: 2px;">H</td><td style="padding: 2px;">External VSYNC (negative)</td></tr> <tr> <td style="padding: 2px;">H</td><td style="padding: 2px;">H</td><td style="padding: 2px;">External VD (negative)</td></tr> </table> <p>X=H or L</p>	SEL ₁	SEL ₂	VRI input	X	L	-	L	H	External VSYNC (negative)	H	H	External VD (negative)
SEL ₁	SEL ₂	VRI input															
X	L	-															
L	H	External VSYNC (negative)															
H	H	External VD (negative)															

PIN NO.	SYMBOL	I/O	POLARITY	PIN NAME	FUNCTION															
63	Vcc			Power supply	Supply +5 V power															
64	GND			Ground	A grounding pin															
65	ACLX	ICU	-	All clear input	An input pin for resetting all internal circuit at power on,															
66	RPI	ICU	-	Horizontal comparison input	An input pin for the reference signal to the phase comparator, at external synchronization mode. For inputs SEL1 (pin 24) and SEL2 (pin 25), input pulse is changed. <table border="1"> <tr> <td>SEL1</td> <td>SEL2</td> <td>RPI input</td> </tr> <tr> <td>L</td> <td>L</td> <td>-</td> </tr> <tr> <td>H</td> <td>L</td> <td>External VD (negative) or line</td> </tr> <tr> <td>L</td> <td>H</td> <td>External CSYNC (negative)</td> </tr> <tr> <td>H</td> <td>H</td> <td>External HD (negative)</td> </tr> </table>	SEL1	SEL2	RPI input	L	L	-	H	L	External VD (negative) or line	L	H	External CSYNC (negative)	H	H	External HD (negative)
SEL1	SEL2	RPI input																		
L	L	-																		
H	L	External VD (negative) or line																		
L	H	External CSYNC (negative)																		
H	H	External HD (negative)																		
67	E00	TO	-	Phase comparator output	At external synchronization mode, phase comparator output for input signal RPI (pin 66) and internal comparison signal. When RPI is advanced, output is High level, When RPI is delayed, output is Low level, When phases are equal, the terminal impedance is High,															
68	TVMD	ICU	-	TV mode select	An input pin to select TV standards. L level : NTSC, EIA mode H level or open : PAL, CCIR mode															
69	OSCI	IBFC	-	Clock input	An input pin for reference clock oscillation. The frequencies are as follows: At NTSC mode : 28,63636 MHz (1820 fH) At PAL mode : 28.37500 MHZ (1816 fH) (fH = Horizontal frequency)															
70	Osc	Osc	-	Clock output	An output pin for reference clock oscillation. The output is the inverse OSCI (pin 69).															
71	TST7	ICD	-	Test terminal 7	A test pin. Sat open or to L level in the Normal mode.															
72	NINT	ICD	-	Non-interlace select	An input pin to select Non-interlace mode. L level or open : Interlace mode H level : Non-interlace mode															

IC : Input pin (CMOS level).

ICU : Input pin (CMOS level with pull-up resistor)

Icsu : Input pin (CMOS schmitt-trigger level with pull-up resistor).

ICD : Input pin (CMOS level with pull-down resistor),

O, OR1, ORA

ORB, ORC, ORD : Output pin.

TO : Output pin (tri-state output).

IBFO : Input pin for oscillation.

Osc : Output pin for oscillation.

NOTES :

1. Timing of HG (Line index pulse)

TVMD (68Pin)	L (NTSC)	H (PAL)
Reset Line	271 H	318 H
Reset level	L	L

2. Fixed Shutter mode


SMD1 (Pin 58)= Low level

SMD2 (Pin 59)	SMD3 (Pin 60)	SMD4 (Pin 61)	SHUTTER SPEED (S)	
			NTSC	PAL
L	L	L	About 1/W	About 1 /50
H	L	L	About 1/1 00	About 1/1 20
L	H	L	About 1 /250	
H	H	L	About 1 /500	
L	L	H	About 1/1 000	
H	L	H	About 1/2 000	
L	H	H	About 1/5 000	
H	H	H	About 1/1 2000	

3. EE Control mode

SMD1 (Pin 58)= High level

EEUD EENR



- . When EENR and EEUD are H level, control is stopped.
- When either EENR or EEUD is L level, control is resumed.
- When EEST at L level, EE control is disable.

SMD2 (Pin 59)	SMD3 (Pin 60)	SMD4 (Pin 61)	Shutter speed (e)
H	X	X	Maximum shutter speed : 1/1 00 000
L	X	X	Maximum shutter speed : 1/39 000
X	H	X	Start shutter speed : 1/100 000
X	L	X	Start shutter speed : 1/2 000

X=H or L

Shutter speed changes at Electronic Exposure Control mode.

NTSC			PAL		
NO.	CHARGE TIME	SHUTTER SPEED (S)	NO.	CHARGE TIME	SHUTTER SPEED (S)
1	252 H + α	1 /62	1	302 H + β	1 /52
	(by 10 H step)			(by 10 H step)	
19	72 H + α	1 /218	24	72 H + β	1 /216
.	(bv 4 H step)		.	(bv 4 H step)	
30	28 H + α	1 /557	35	28 H + β	1 /552
.	(bv 2 H step)		.	(bv 2 H step)	
37	14 H + α	1/1 102	42	14 H + β	1/1 095
.	(bv 1 H step)		.	(by 1 H step)	
43	7 H + α	1/2163	48	7 H + β	1/2146
.	(by 0.5 H step)		.	(by 0.5 H step)	
50	4 H + α	1/3 88	55	4 H + β	1/3 655
	(by 0.25 H step)			(by 0.25 H step)	
62	1 H + α	1/12344	67	1 H + β	1/1 2252
	(by 0.125 H step)			(by 0.125 H step)	
70	0.280 H	1/57 274	75	0.275 H	1 /56 750
71	0.155 H	1/105281	76	0.152 H	1/104320

 $\alpha = 0.275 \text{ H}$ $\beta = 0.275 \text{ H}$

4. VRI input timing(1) Internal Synchronization mode ($SEL_1 = SEL_2 = L$)

This mode is not used for external synchronization. But if it is connected to negative polarity pulse at VRI pin, this mode is the same as External Synchronization 2.

(2) External Synchronization mode 1 ($SEL_1 = H, SEL_2 = L$)

VRI pin can't be used.





(3) External Synchronization mode 2 ($SEL_1 = L, SEL_2 = H$)

When this mode is selected, the reset-pulse (equal to

VSYNC pulse : polarity is negative) which is used for internal vertical counter continu OUSI y input VRI pin from other systems.

* About pulse timing at synchronization, please see under the figure.

(In the figure, the symbol "Internal pulse" show 2 times horizontal frequency.)


NTSC : (ODD FIELD)**(EVEN FIELD)****PAL : (1st, 3rd FIELD)****(2nd, 4th FIELD)**

(4) External Synchronization mode 3 (SEL1 = H, SEL2 = H)


When this mode is selected, the reset-pulse (equal to VD pulse : polarity is negative) which is used for internal vertical counter continuously input VRI pin from other systems.

* About pulse timing at synchronization, please see under the figure. (In the figure, the symbol "Internal pulse" show 2 times horizontal frequency.)


NTSC : (ODD FIELD)




(EVEN FIELD)







PAL : (1st, 3rd FIELD)




(2nd, 4th FIELD)




TIMING DIAGRAM**SYNCHRONIZING VERTICAL PULSE < NTSC >****(ODD FIELD)****(EVEN FIELD)****SYNCHRONIZING VERTICAL PULSE < PAL >****(1st, 3rd FIELD)****(2nd, 4th FIELD)**

SYNCHRONIZING VERTICAL PULSE


NTSC : (ODD FIELD)




(EVEN FIELD)





PAL : (1st, 3rd FIELD)





(2nd, 4th FIELD)




VERTICAL PULSE FOR DRIVING CCD < NTSC >




VERTICAL PULSE FOR DRIVING CCD < PAL >




SYNCHRONIZING HORIZONTAL PULSE < NTSC >

Unit : μs 

SYNCHRONIZING HORIZONTAL PULSE < PAL >

Unit : μs 


HORIZONTAL PULSE FOR DRIVING CCD < NTSC >



At SESL=L : When SESL=H, SP1 and SP2 is delayed about 35 ns.

HORIZONTAL PULSE FOR DRIVING CCD< NTSC > (con't)


1 clock= 34.9 ns



At SESL=L : When SESL=H, SPI and SP2 is delayed about 35 ns.



HORIZONTAL PULSE FOR DRIVING CCD< PAL >

1 clock = 35.2 ns



At SESL=L : When SESL=H, SPI and SP2 is delayed about 35 na.


HORIZONTAL PULSE FOR DRIVING CCD < PAL > (cent'd) , clock = 35.2 ns




At $\text{SESL}=\text{L}$: When $\text{SESL}=\text{H}$, SP_1 and SP_2 is delayed about 35 ns.

READ OUT PULSE

(ODD (1st, 3rd) FIELD)




(EVEN (2nd, 4th) FIELD)




SHUTTER PULSE

The number : OSC1 clock pulse,
1 clock= 34.92 ns (35.24 ns), () : PAL
1620 (1616)




COLOR SEPARATE PULSE




The SP₂ pulse is delayed about 35 ns at SESL= H


NON-INTERLACE MODE
SYNCHRONIZING VERTICAL PULSE < NTSC >



SYNCHRONIZING VERTICAL PULSE < PAL >



VERTICAL PULSE FOR DRIVING CCD < NTSC >



NON-INTERLACE MODE (cent'd)

VERTICAL PULSE FOR DRIVING CCD < PAL >

